A Reduced Switch Single-Source Multilevel Inverter with GA-Based Selective Harmonic Elimination
More details
Hide details
1
Government Engineering College Arwal
2
Bakhtiyarpur College of Engineering
3
Darbhanga College of Engineering, Darbhanga
Power Electronics and Drives 2026;11(1)
KEYWORDS
TOPICS
ABSTRACT
Multilevel inverters are widely employed in medium- and high-power applications due to their ability to generate high-quality output voltage with reduced switching losses and electromagnetic interference. However, conventional topologies often suffer from increased circuit complexity, higher switch count, and large total standing voltage, leading to increased cost and reduced reliability. To address these challenges, this paper proposes a novel Reduced Switch Single Source (RSSS) multilevel inverter topology capable of generating multiple voltage levels with a significantly lower number of power switches. For a nine-level RSSS MLI, a Genetic Algorithm Selective Harmonic Elimination technique is employed to determine optimal switching angles, enabling effective elimination of dominant lower-order harmonics, particularly the 5th and 7th harmonics, while maintaining a high fundamental voltage component at low switching frequency. A detailed comparative analysis is carried out to demonstrate the advantages of the proposed topology in terms of switch count and Total Standing Voltage. The performance of the proposed RSSS MLI is validated through MATLAB/Simulink and real-time experimental implementation using a dSPACE CP1104 controller under no-load, resistive, and resistive–inductive load conditions. Both simulation and experimental results confirm that the proposed inverter produces high-quality output voltage and current waveforms with harmonic distortion levels compliant with IEEE-519 standards.